This paper proposes a new double-edge-triggered implicitly level-converting flip-flop, suitable for a low-power and low-voltage design. The design employs a sense amplifier architecture to reduce the delay and power consumption. Experimentally, when implemented with a 130-nm, single-V t and 0.84 V V DD process, it achieves 64% power-delay product (PDP) improvement, and moreover, 78% PDP improvement when implemented with a mixed-V t technology, as compared to that of the classic double-edge-triggered flip-flop design.
Introduction
Reducing power consumption is a key design goal for present semiconductor chips [1] . Many techniques have been proposed for achieving this goal. Among them, the clustered voltage scaling (CVS) technique was developed to trade speed for power by using low voltages for noncritical paths to facilitate power reduction [2] - [4] . In the CVS scheme, level converters are required when a gate that uses a lower voltage (VDDL) interfaces a gate that uses a higher voltage (VDDH) between various voltage blocks. If voltage crossing occurs on a clock cycle boundary, the level converter overhead can be merged into the pipelining flipflop to reduce the delay and power consumed. Therefore, incorporating a flip-flop with a level converter is appropriate to reduce power consumption and delay overheads [5] .
In addition, to scale the supply voltage, a double-edge clocking technique is included to halve the clock power. A double-edge-triggered flip-flop (DETFF) [6] - [8] allows the same data throughput as that of a single-edge-triggered flipflop (SETFF), but with only a half clock rate [9] , [10] . This is because DETFFs sample data at both the rising and falling edges of the clock, enabling them to operate at the double speed of an SETFF. Previously, because it requires an ideal 50% duty cycle, it is less attractive. However, recently, simple and efficient designs for duty cycle correction have been proposed, for example in [11] logic gate to reduce the power consumption [12] - [14] . This paper describes a DETFF design that adopts a sense amplifier (SA) architecture which implicitly incorporates the level-converting capacity to function under a lower clock rate with a lower data input voltage. The flip-flop is also implemented with the MVT process on its critical path, to show that its power can be further reduced.
Level-Converting Double-Edge-Triggered Flip-Flops

Conventional Differential Static DETFF
Figure 1(a) shows the conventional differential static DETFF (DS DET) [7] , which comprises two differential SETFFs connected in a parallel configuration. Both SETFFs have a pair of back-to-back inverters as the master stage and a C 2 MOS tri-state buffer as the slave stage, respectively. Their behavior is similar to that of a traditional 6T SRAM cell. When CK/CKb is at logic 0/1, Master 1/Master 2 is active/inactive because of the turning-on/off of N5/N6, respectively. Depending on the inputs of D and Db, node J is evaluated as Db, and node K retains the originally stored Copyright c 2013 The Institute of Electronics, Information and Communication Engineers data. Furthermore, Slave 1/ Slave 2 is inactive/active, and Q is determined by the output of Slave 2, which is the stored data. When the clock makes a positive edge transition, CK/CKb is then at logic 1/0. Therefore, the behavior of SETFF 1 and of SETFF 2 is exchanged. Q is consequently determined by Slave 1, and the data stored at node J are transported to the output. When the clock makes a negative transition, the role of SETFF 1 and SETFF 2 is exchanged, exhibiting alternative sampling and transporting behavior. The main advantage of this configuration is the ability to avoid stacking PMOS transistors over NMOS transistors, and the prevention of floating nodes. In addition, because of its push-pull characteristics, the back-to-back inverter has the potential to have embedded voltage levelconverting capability. However, this type of DETFF has a disadvantage; that is, a relatively large crossover current exists in the internal nodes, causing significant delays and high power consumption. Moreover, when used as an embedded level converter, low-voltage inputs reduce the driving ability of NMOS transistors to pull down internal nodes. The struggles between the PMOS pull-up devices and the NMOS pull-down devices hinder the logic state switches of this circuit during state transitions. Therefore, the delay is larger. The contention is aggravated when the voltages of the clock and input (VDDL) are significantly lower than the supply voltage of DETFF (VDDH), leading to a possible sampling malfunction.
In addition, DS DET can be transferred to a levelconverting DETFF by connecting the power supply of DS DET with VDDH and the clock and data input of buffers/inverters with VDDL, as shown in Fig. 1(b) , where the shaded gates are powered by VDDL. The sampling data voltage is thus shifted to VDDH during the master stage. However, this poses a potential risk for this flip-flop when it performs level conversions of a CVS design; a direct current (DC) path may exist between two slave stages when low-voltage clock signals are used as control signals. The top-left corner of Fig. 1(b) shows the detail circuit of the tribuffers for this case. When node J is in a low state (i.e., GND), the PMOS transistor MP1 is turned on. Transistor MP2 may also be turned on if the value of (VDDH-VDDL) exceeds the threshold voltage of MP2. Therefore, if K is in a high state (i.e., VDDH), MN3 and MN4 are possible to be turned on. Thus, a DC path from VDDH to the ground through MP1, MP2, MN3 and MN4 occurs, which causes extra power.
Sense-Amplifier-Based Level-Converting DETFF
To produce an efficient level converter with lower power consumption and delay overheads, a sense-amplifier-based DETFF (SA DET) as shown in Fig. 2 , which integrates a level-converting circuit, is first developed. For this circuit, the structure is the same as that of DS DET but the inverters of master stages are replaced with sense amplifiers. When CK/CKb is at logic 0/1 and D/Db is at logic 1/0, Master 1/Master 2 is active/inactive. N1 is turned off to disable the discharge path of node I. N2 is turned on to pull down node J and P1 is turned-on to charge node I subsequently. Thereby, a positive feedback loop disables the corresponding PMOS P2 to terminate the charging behavior.
This design has two advantages: (1) Two NMOS transistors are eliminated, which saves both the area and power. And (2) the positive feedback configuration makes turnon/off of transistors fast, thus making charging and discharging of internal nodes I, and J quickly. This shortens the transparency interval of the state transition of the circuit, easing the problem of the relatively large crossover current of the circuit mentioned in Sect. 2.1 for DS DET. Thus, this circuit has a lower power operation.
Sense-Amplifier-Based Level-Converting DETFF Adopting Transmission Gates
The above SA DET can be further improved as proposed in Fig. 3(a) to eliminate the leakage problem mentioned in Fig. 1(b) , thus enabling it to function correctly with lower data and clock input voltages. For this SA DET T design, the SA-based level-conversion stage is moved to the slave stage. The master stage comprises a pair of transmission gates controlled by CK and CKb. DC path(s) then do not appear because the data inputs, clock signals, and power supply are connected to VDDL in the master stages. The wired-or compaction of SAs is possible because only one SA is active at a time. An additional benefit of SA DET T is that it resolves the SA DET charge-sharing problem caused by input data glitches. For the SA DET, when the internal node is at the logic state "0" while the master stage is floating and inactive, a charge-sharing problem results if input data are changed during this inactive period. For this SA DET T, it dispatches the original data input to various phases (D1/Db1/D2/Db2) to ensure a path for the current to leak away to the ground to inhibit the floating of internal nodes, thus eliminating the charge-sharing problem.
Mixed-V t Approach for Low-Power Designs
Circuits implemented with MVT transistors have less power dissipation than those with only single-V t (SVT) transistors, which offer a comparable performance [14] . Combining MVT and CVS techniques can reduce power or enhance circuit performance further [13] . Therefore, the concept of MVT can be applied to SA DET T to form the SA DET TM circuits, as shown in Fig. 3(b) . Inverters and transmission gates of the sampling stage, which are powered by VDDL, are substituted with low-V t (LVT) devices. For the SA latches, NMOS transistors N1 to N6 are replaced with LVT transistors. Moreover, transistors of the output inverter are replaced with LVT transistors to enhance performance further.
Implementation and Simulation Results
DETFF Implementations
The proposed sense-amplifier-based DETFFs are implemented using both SVT and MVT technology. The preliminary sizing strategy is explained below. The width of the NMOS transistor w n is set as the parameter of interest. The size of the PMOS located on the critical path is maintained at a certain ratio to w n . This ratio is determined by balancing the rising and falling edges of the output waveform of a typical inverter. For comparison, a level-converting version of DS DET [7] is also implemented.
Test Bench and Simulations
The simulation results are obtained from HSPICE simulations in the TSMC 130-nm CMOS process, under the "typical corner" operating condition. The referenced VDDL-to-VDDH ratio is 70% [4] . Therefore, VDDH is 1.2 V and VDDL = 0.84 V at a temperature of 25
• C. The standard-V t is 0.33 V, and a low-V t is 0.24 V. Additionally, input driving inverters are designed to provide realistic clock and data signals to DETFFs, and fan-out-of-four (FO4) inverters are used as the standard load of DETFFs. All DETFFs are operated at a 1G data rate with a 500 MHz clock rate. Three timing parameters are specified. The first parameter is the setup time of a register (T su ), and the second parameter is the time between the clock edge and the output edge (T cq ). The method introduced in [15] is used to measure T su and T cq . The insertion delay T ins of a register, which is the summary of T su and T cq , is the delay overhead caused by the level-converting and pipelining register. To elucidate the low-power energy-efficient characteristics of the proposed circuit, the power-delay product (PDP) is selected as the figure of merit to compare all the DETFFs. Additionally, several voltage parameters are defined, that is, V clock , V data , and V out as the clock input voltage, data input voltage, and output voltage, respectively. All DETFFs are supplied by VDDH in Experiment 1. Experiments 2 and 3 focus on the level-converting function in a CVS environment. In Experiment 2, V data is changed to VDDL, and the output is ideally converted to VDDH. In Experiment 3, V clock is further degraded to VDDL. All simulation results are shown in Table 1 . Table 1 indicates that DS DET has the highest power consumption of all DETFFs. In Experiment 1, SA DET and SA DET T improve the power consumption over DS DET by 29% and 50%. SA DET and SA DET T achieve power savings of 35% and 57% respectively over DS DET in Experiment 3. Unlike DS DET and SA DET, SA DET T inhibits static currents when VDDL clock signals drive PMOS transistors powered by VDDH. This leads to greater power reduction, and subsequently the smallest PDP. In Experiment 1 to 3, SA DET T improves the PDP reductions over DS DET by 47%, 59%, and 64% respectively. With the MVT technique, DETFFs offer further improvements in power consumption and delays. Table 1 shows that SA DET TM offers PDP reductions of 56%, 72%, and 78% respectively over those of DS DET.
Furthermore, VDDH sweepings are simulated. The power consumption and insertion delay dependencies of VDDH are shown in Figs. 4(a) ∼ (c). For example, Fig. 4(c) shows the simulation result of V clock /V data = VDDL/VDDL, which ranged between 0.63 V and 0.84 V, and V out is converted upward to 0.9 V to 1.2 V. Note that DS DET cannot work properly when VDDH = 0.9 V. The results show that DS DET is slow and power-hungry. SA DET T and SA DET TM offer compatible performances because of their good speed properties. The delay of SA DET T approaches that of SA DET in the case of V clock /V data = VDDL/VDDL, rendering them suitable for the voltage conversion scenario.
Conclusion
This paper has proposed a new double-edge-triggered implicitly level-converting flip-flop (DETFF) based on the SA latch structure. Because of the feed-back property of the sense amplifier, it has less delay and power consumption. Experimentally, when implemented with a 130-nm, single-V t and 0.84 V V DD process, it achieves 64% power-delay product (PDP) improvement as compared to that of the clas- sic DETFF design. If implemented in the same technology but with a mixed-V t , it achieves 78% improvement on PDP. Thus is suitable for the design of the low-power and lowvoltage applications.
